Repositório Digital

A- A A+

Design of self-checking fully differential circuits and boards

.

Design of self-checking fully differential circuits and boards

Mostrar registro completo

Estatísticas

Título Design of self-checking fully differential circuits and boards
Autor Lubaszewski, Marcelo Soares
Mir, Salvador
Kolarik, Vladimir
Nielsen, Christian
Courtois, Bernard
Abstract A design methodology for on-line testing analog linear fully differential (FD) circuits is presented in this work. The test strategy is based on concurrently monitoring via an analog checker the common mode (CM) at the inputs of all amplifiers. The totally self-checking (TSC) goal is achieved for linear FD implementations provided that the checker CM threshold is small enough with respect to the specified margins of erroneous behavior in the circuit outputs. The design methodology is illustrated for a switched-capacitor biquadratic filter and the self-checking properties evaluated for a hard/soft-fault model. A large checker threshold of 100 mV of CM is chosen since the filter implementation does not minimize nonidealities (e.g., amplifier offsets or clock feedthrough) which result in significant CM components. The circuit outputs are accepted to deviate within a 10% band. With the implemented checker, the TSC goal is not achieved for some faults in narrow regions of the frequency band. For the worst case, a hard fault which results in a 31% deviation is undetected in only a narrow band of approximately 310 Hz. The circuit can be made TSC with a checker threshold of 40 mV and an accepted output deviation of 15%. This is, however, more demanding on the checker (which currently takes less than 3% of the total area and about 7.6% of the total power) and requires an improved filter implementation to reduce CM components. Our solution consists of relaxing a bit the TSC property of the functional block and applying a periodical off-line test to make the checker strongly code disjoint (SCD). This is easy to implement since an off-line test is also required for the checker. The checker outputs a double-rail error indication which ensures compatibility with digital checkers and makes the design of self-checking mixed signal circuits straightforward. The circuit-level mixed-signal approach is extended to the board level by means of the IEEE Std. 1149.1 digital test bus.
Contido em IEEE transactions on very large scale integration (VLSI) systems. New York, N. Y. Vol. 8, no. 2 (Apr. 2000), p. 113-128
Assunto Circuitos integrados
Microeletronica
[en] Boundary scan
[en] Fully differential circuits
[en] Mixedsignal test
[en] Safety applications
[en] Self-checking systems
Origem Estrangeiro
Tipo Artigo de periódico
URI http://hdl.handle.net/10183/27566
Arquivos Descrição Formato
000295747.pdf (429.5Kb) Texto completo Adobe PDF Visualizar/abrir

Este item está licenciado na Creative Commons License

Este item aparece na(s) seguinte(s) coleção(ões)


Mostrar registro completo

Percorrer



  • O autor é titular dos direitos autorais dos documentos disponíveis neste repositório e é vedada, nos termos da lei, a comercialização de qualquer espécie sem sua autorização prévia.
    Projeto gráfico elaborado pelo Caixola - Clube de Criação Fabico/UFRGS Powered by DSpace software, Version 1.8.1.