Now showing items 1-1 of 1

    • Scheduling mechanisms for DRAM memory controllers 

      Prado, Felipe Salerno (2017) [Work completion of graduation]
      Over the last decades, the performance disparity between processor and memory has steadily grown in computer systems, an issue commonly known as MemoryWall (WULF; MCKEE, 1995). Since Dynamic Random-Access Memory (DRAM) is ...