This document presents a multi-objective approach to buffer insertion. Our concept is applied to simple-cells-based circuits, extracted from AIGs. Node count minimization in AIGs tends to increase the logic sharing, which ...