Now showing items 1-2 of 2

    • Basic techniques of gate level simulation : a tutorial 

      Wagner, Flavio Rech (CPGCC da UFRGS, 1984) [Technical and Research Report]
      Gate level simulators are those which simulate digital logic circuits composed only of basic gates such as NAND's , NOR's, etc . There are two basic types of gate level simulators: compiled ones, in which the logic structure ...
    • On the properties of event oriented logic simulation according to significant timing models 

      Wagner, Flavio Rech (CPGCC da UFRGS, 1985) [Technical and Research Report]
      This report discusses properties of event oriented logic simulators that employ the technique of selective searching the active gates. Properties of interest the data structures needed by are mainly related to data structures ...