Designing fault-tolerant techniques for SRAM-Based FPGAs

Thumbnail
View/Open
Date
2004
Author
Type
URI
http://hdl.handle.net/10183/27593
Subject
In
IEEE design and test of computers. Vol. 21, n.6 (Nov./Dec. 2004), p. 552-562
Source
Foreign
Collections
 
   

This item is licensed under a Creative Commons License